In this letter, we show that the subthreshold swing in field-effect transistors operating from room down to deep cryogenic temperature does not follow the Boltzmann thermal limit, but is offset by a voltage proportional to the interface state density. This offset originates from the Fermi-Dirac thermal occupation probability of interface traps and leads to a lower interface state density at room and, especially, at deep cryogenic temperature. The proposed theory is experimentally validated with the subthreshold swing obtained from low-temperature transfer current measurements down to 4.2 K in planar field-effect transistor technology. Various other field-effect technologies from literature are used for comparison, including the sub-Kelvin regime and charge-pumping measurements. The implications of this fundamental lower bound on the voltage swing and power consumption set by the interface traps are emphasized for all types of field-effect transistors.
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A minimal subthreshold swing (SS) is needed to achieve high performance and low power consumption in circuits based on field-effect transistor (FET) technologies. However, interface traps degrade the SS in novel device architectures and diminish the prospect of tunneling devices, e.g., the TunnelFET, by directly affecting the band-to-band tunneling. 1 Furthermore, the interface traps are important for low-noise FET implementations of different types of biosensors, and also of qubits operating at millikelvin temperature. 2 The additional power dissipation at millikelvin temperature due to the SS degradation leads to a limit of circuit functionality when operating in close proximity to qubits, and thus on the scalability of quantum computers by cointegration with FET-based control circuits for interfacing the qubits. 3, 4 The Boltzmann theoretical thermal limit of SS is given by U T ln 10, with U T = k B T /q the thermal voltage, due to the exponential temperature dependence of the subthreshold current. At millikelvin temperatures, an almost ideal switch is expected from this limit. However, in FETs operated at deep cryogenic temperature, the measured SS is much worse than what is predicted by the thermal limit, reaching merely ≈ 11 instead of 0.8 mV/decade at 4.2 K, and 9 instead of 0.02 mV/decade at 100 mK. [5] [6] [7] [8] [9] [10] [11] As shown in Fig. 1(a) , this degradation is observed in structurally different devices, operating both in linear and saturation regimes, and for various FET technologies: mature and advanced bulk and FDSOI MOSFETs, [8] [9] [10] [11] [12] [13] [14] [15] FinFETs, 16, 17 gate-all-around Si nanowires, 18 junctionless nanowires, 19, 20 SiGe FETs, 21 InP HEMTs, 22 SiC FETs, 23 etc. Furthermore, the degradation at low temperatures reveals that the offset from U T ln 10, ∆SS, actually stays roughly constant from room down to deep cryogenic temperature. However, the present theory of SS explains ∆SS by changing the slope of U T ln 10, using a multiplication with the slope factor n = ∂V GB /∂ψ s , where V GB is the bulk-referred gate voltage and ψ s is the surface potential. In the absence of interface traps, n is given by n o = 1 + C dep /C ox , with C dep the depletion capacitance and C ox the gate oxide capacitance. 24 However, in this case, n reaches rarely up to two, upper limited by the doping concentration and depletion-region formation (C dep C ox ). This allows to explain the measured SS only down to ≈ 50 K. Therefore, for the deep cryogenic temperatures, currently one is including in n the interface traps assuming a uniform density of interface trap levels, D it , which yields an effective slope factor n = n o + qD it /C ox . For the measured SS ≈ 11 mV/decade at 4.2 K, this leads to D it ≈ 10 14 cm −2 eV −1 , close to the number of atomic surface lattice sites in silicon (≈ 7 × 10 14 cm −2 ). Hafez has explained this rise in D it by the presence of density-of-states tails in the bandgap, measuring such a high value of D it using the dynamic transconductance technique. 6 However, using the charge pumping technique, a well-established method to measure interface traps, 25, 26 Viswanathan et al. obtained a mere increase to ≈ 10 11 cm −2 eV −1 . 27 It is possible to explain this lower value of D it simply by a combination of the D it profile measured 28 in the bandgap at room temperature and the position of the Fermi level in weak inversion mode at 4.2 K [see Fig. 1 (b)]. Additionally, at millikelvin temperature, the present theory of SS leads 29 to D it ≈ 10 17 cm −2 eV −1 exceeding the number of atomic surface lattice sites in silicon. This is in contrast with the electron spin resonance measurements performed by Jock and Shankar et al., 30, 31 who probed the band tails in Si MOSFETs at millikelvin temperature, measuring a density of only ≈ 10 11 cm −2 electron states a few meV below the conduction band edge. It is important to note that in the 0-K limit, the present theory leads to a catastrophe, i.e., D it → ∞ when T → 0 K. Clearly, changing the slope of U T ln 10 is not the correct approach to model SS. Fig. 1 (a) highlights that a more suitable theory would be a theory where U T ln 10 is offset by a slightly temperature-dependent ∆SS. In this letter, we will rigorously derive this ∆SS.
A possible explanation for this deviation would be the effect of self-heating. However, as shown in Fig. 1(a) , for low values of V DS corresponding to biasing the device in the linear regime, the local rise in temperature would need to be about 40 K. Therefore, self-heating alone cannot explain such a degraded SS. 32 The charge density captured by the interface states at the semiconductor-oxide interface is expressed as
where q is the elementary charge, E i and E c are the intrinsic and conduction band energies, respectively, (considering only acceptor-type interface traps for nMOSFET), D it (E) is the non-uniform density of interface states per unit area and energy, and f (E) is the Fermi-Dirac occupation probability of a trap energy level [see Fig. 1(b) ]. Following the approach developed in Ref. 33 , Q it can be written as a discrete summation over single trap energy levels with each trap energy level having a specific trap-density per unit area (N it,j ), i.e., Q it = −q N j N it,j f (E t,j ). Here, N is the number of interface trap energy levels and 1/f (E t,j ) = 1 + g A exp (β/U T ), with g A = 4 the degeneracy factor of acceptor traps and β = ψ t,j − ψ s + Φ Fp + V ch . The electrostatic potential in the channel is defined as
and E i,s the intrinsic energy levels in the bulk and at the semiconductor/oxide interface, respectively. A potential ψ t,j
is the quasi-Fermi potential of the holes, and V ch is the shift in the electron quasi-Fermi potential. 33, 34 Fig. 2(a) shows Q it for six trap levels distributed in weak inversion at room temperature [∆ψ s (300 K)], according to ψ t,j = Φ Fp + jΦ Fp /5 for j = 0 → 5. When the trap is active (ψ s ≈ ψ t,j +Φ Fp +V ch ), the impact on Q it is through the Fermi-Dirac function, which becomes a step function at 4.2 K. Hence, the range of ψ s where a single trap has an influence on the slope of Q it becomes smaller at lower temperatures. This can be more easily visualized looking at the derivative of Q it with respect to ψ s , given by
shows the derivative of Q it at 300, 150, 77, and 4.2 K, while the trap levels are still distributed in the weak-inversion region with a voltage range corresponding to that of 300 K, extending from −qΦ Fp to −2qΦ Fp . The maximum of (0.1) is reached at the trap energy level, when β = 0 given by qg
The full-width-at-halfmaximum (FWHM) of the derivative of a single trap level can be derived from (0.1) as
which yields ≈ 3.53 U T , a characteristic for the extension over energy of the temperature dependence of a single trap level. The range of surface potential corresponding to weak inversion at each temperature, ∆ψ s , can be estimated from the electron density, given by n p = n i exp [(ψ s − V ch − Φ Fp ) /U T ], with n i the intrinsic carrier concentration. When the turn-on happens between the temperature-independent concentrations n p = n i,300 K (the weak inversion onset at ψ s,WI ) and n p = N A (the strong inversion onset at ψ s,SI ), ∆ψ s = ψ s,SI − ψ s,WI is given by U T ln (N A /n i,300 K ). Taking this temperature dependence of ∆ψ s into account, the surface potential range corresponding to weak inversion shrinks, and Figs. 2(a) and 2(b) become Figs. 2(c) and 2(d), respectively (for the six trap levels). In Fig. 2(c) , six trap levels spaced by U T · δ are sufficient to have a Q it line with a full change of slope due to traps. In Fig. 2(d) , the derivative of the sum of the six trap levels (solid lines) is above the maximum derivative of an individual trap (dashed lines) in the ∆ψ s of 300, 150, and 77 K [compare with Fig. 2(b) ]. Figs. 2(e) and 2(f) show that this behavior continues down to 4.2 K, 1 K, and 500 mK. In the 0-K limit, the derivative becomes an impulse taking the value of the maximum of a single trap. Moreover, the minimum Fig. 2 ). Note that increasing the number of trap levels above N min is equivalent to increasing N it,j , since the maximum temperature dependence in ∆ψ s has already been reached. The value of Q it in weak inversion at each temperature can be estimated by the area defined by ∆ψ s and the maximum of the derivative of a single trap:
which is temperature independent. It is important to note that this cancellation of the temperature dependence in (0.3) is predicted correctly only as a result of including f (E t ) in Q it . If f (E t ) is not included in the derivative in (0.3), when T → 0 K, A → 0 since ∆ψ s → 0. The only way to keep the effect of Q it in this case is to raise N it,j indefinitely, which is what has been done using D it in numerous references as sketched in the introduction. The cancellation of the temperature dependence when including f (E t ), also appears in the derivation of SS, as demonstrated next.
The source-drain electron current density is given by J n = −qµ n n p ∇Φ Fn , with µ n the electron mobility assumed constant over the channel. Fig. 3(a) shows the current in the linear regime and in weak inversion at 300, 77, and 4.2 K versus the gate-to-bulk voltage, V GB = ψ s + φ ms + ε si E s /C ox − Q it /C ox , where φ ms is the metalsemiconductor work-function difference, ε si the silicon permittivity, and E s the electric field at the semiconductor/oxide interface. The current when an individual trap level is placed at ψ t,j = ψ s,WI + j∆ψ s /5 with j = 0 → 5, is shown with a dotted line and the current for the sum of these traps with a solid line. The Boltzmann slopes, following U T ln 10, are shown with dashed lines. Fig. 3(a) shows a temperature-independent degradation of the slope due to qN it,j /C ox at 300, 77, and 4.2 K. With decreasing temperature, the improvement of the Boltzmann slope is counterbalanced by the slope degradation due to the temperature dependence of Q it . Together they yield a change of slope dependent only on the absolute value of the interface-trap density. Fig. 3(b) validates the current with the measurements made at 300 and 4.2 K. Differentiating V GB wrt ψ s and including the derivative of Q it wrt ψ s , given by (0.1), a temperaturedependent slope factor is obtained:
The appearance of a temperature-dependent term in (0.4) should be emphasized, which is in contrast with the present slope factor n = n o + qD it /C ox . The inverse dependence on U T in b cancels by multiplication with the Boltzmann slope U T ln 10, to find
(0.5) In order to obtain the average swing, we can assume that N it,j of each trap is identical in the ∆ψ s range (as in Fig.2) and that for N = N min , the derivative is evaluated at β = 0. Defining then an effective D it over ∆ψ s , gives
with g A = 4. Therefore, a ∆SS offset proportional to D it [highlighted in Fig. 3 Fig. 3(d) shows that D it rises approximately linearly by roughly one order of magnitude from ≈ 10 10 at 300 K to ≈ 10 11 cm −2 at 4.2 K. The new theory in (0.6) removes the need for a huge variation of D it of several orders of magnitude at 4.2 K and below. Furthermore, the error arising from not accounting for the temperature dependence of the interface traps is also considerable at 300 K, more than one order of magnitude [see Fig. 3(d) ], although this cannot be distinguished from a doping-concentration increase in n o . Moreover, formula (0.6) shows that at low temperatures SS becomes dominated by the interface traps. The interface-trap density sets a fundamental lower bound on the voltage swing of a FET, i.e., ≈ 5∆SS in the 0-K limit, given that around five orders of magnitude are necessary for turn-on.
We have demonstrated that the thermal limit of the subthreshold swing in field-effect transistors is not accurately described by the widely used Boltzmann limit, U T ln 10, nor by the SS theory with a modification of the slope, (n o + qD it /C ox )U T ln 10, since both lack the temperature dependence of interface state occupation. We have therefore derived a theory for SS in MOS-FETs operating from room down to sub-Kelvin temperatures including the Fermi-Dirac thermal occupation probability of the interface trap energy levels, resulting in SS = n o U T ln 10 + 4qD it ln(10)/(25C ox ). This proposed theory with an offset proportional to D it explains the SS degradation at deep cryogenic temperatures with a D it several orders of magnitude lower than the presently-used SS theory. We showed that a non-uniform D it profile over the bandgap, which at room temperature increases over roughly one order of magnitude from midgap to the band edges, is sufficient to explain the SS degradation down to millikelvin temperatures, given the different positioning of E F closer to the band edges at lower temperatures. The extracted densities are in agreement with the low-temperature charge-pumping and electron-spin resonance measurements from the literature. We also advocate the use of the proposed SS formula for a more accurate determination of D it in FETs operating around room temperature. The proposed SS theory is extendable to multi-gate, gate-all-around, and tunneling FETs.
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